

WHAT IS CLAIMED IS:

5

1. An information processing device comprising:

an $m \times n$ (m-row x n-column) instruction buffer;

10 a plurality of instruction executing parts executing a plurality of instructions in parallel; and

15 a control circuit selecting a predetermined number of instructions from said $m \times n$ instruction buffer and distributing said instructions to said instruction executing parts.

20

2. The information processing device as claimed in claim 1, wherein said control circuit comprises n selection circuits, each of said selection circuits selecting an instruction from m instructions of the corresponding column.

25

30

3. The information processing device as claimed in claim 1, wherein said control circuit comprises n selection circuits and a control part controlling said selection circuits, said control part controlling said selection circuits by

35

referring to information included in each instruction indicating whether the instruction is simultaneously executable so as to select an

instruction from m instructions of the corresponding column.

5

4. The information processing device as claimed in claim 1, wherein said control circuit comprises;

10 n first selection circuits;
 a $1 \times n$ (1-row x n-column) buffer holding a predetermined number of instructions selected by said first selection circuits; and
 a second selection circuit distributing
15 said instructions held in said $1 \times n$ buffer to said instruction executing part.

20

5. The information processing device as claimed in claim 4, wherein said first selection circuits selects instructions based on first
information included in each instruction, said first
25 information indicating whether the instruction is simultaneously executable, and said second control circuit selects instructions based on second
information included in each instruction, said
second information indicating a type of instruction
30 of the instruction.

35

6. The information processing device as claimed in claim 1, wherein said control circuit selects only the instructions which satisfy at least

one predetermined condition.

5

7. The information processing device as claimed in claim 6, wherein said predetermined instructions include conditions related to a length of instruction or a combination of instructions.

10

8. The information processing device as claimed in claim 1, wherein said instruction executing part includes a plurality of slots and said control circuit includes n first selection circuits and a $1 \times n$ (1-row x n-column) buffer holding a predetermined number of instructions selected by said first selection circuits, and wherein the number of said plurality of slots being greater than or equal to the number of said $1 \times n$ (1-row x n-column) buffers holding n instructions.

25

9. The information processing device as claimed in claim 1, wherein said $m \times n$ instruction buffer receives a group of instructions read out from a memory which does not include any NOP instruction.

35

10. A computing system comprising a memory storing instructions and a processor parallel processing said instructions read out from said memory,

5 wherein said processor includes;
 an $m \times n$ (m-row x n-column) instruction buffer;

 a plurality of instruction executing parts
 executing a plurality of instructions in parallel;
10 and

 a control circuit selecting a
 predetermined number of instructions from said $m \times n$
 instruction buffer and distributing said
 instructions to said instruction executing parts.

15

2025 RELEASE UNDER E.O. 14176